Form PTO 1449 (Rev. 2-92) U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. IMPJ-0015	Serial No. 10/612,829
Information Disclosure Statement by Applicant (Use several sheets if necessary)	Applicant: Scott A. Cooper	
	Filed: 7/1/2003	Group: 2819

U.S. Patent Documents

Init.		Document No.	Date	Name	Class	Subclass	Filing Date
		3,958,236	5/18/1976	Kelly			
		4,163,947	8/7/1979	Weedon			
		4,763,105	8/9/1988	Chyun			
		4,914,440	4/3/1990	Ramet			
		4,962,380	10/9/1990	Meadows			
		4,968,988	11/6/1990	Miki et al.			
		5,099,156	3/24/1992	Delbruck et al.			
		5,177,697	1/5/1993	Schanen et al.			
		5,243,347	9/7/1993	Jackson et al.			
		5,319,268	6/7/1994	Lyon et al.			
		5,332,997	7/26/1994	Dingwall et al.			
		5,376,935	12/2/1994	Seligson			
		5,666,118	9/9/1997	Gersbach			
		5,710,563	1/20/1998	Vu et al.			
		5,734,288	3/31/1998	Dolazza et al.			
		5,757,219	5/26/1998	Weedon et al.			
		5,790,060	8/4/1998	Tesch			
		5,793,231	8/11/1998	Whittaker			
		5,825,317	10/20/1998	Anderson et al.			
		5,841,384	11/24/1998	Herman et al.			

Foreign Documents

Init.		Document No.	Date	Country	Class	Subclass	Translation Yes	No
J·L		0 298 618	1/11/1989	EP			X	

Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

J·L	·	Bastos, et al., "A 12-bit Intrinsic Accuracy High-Speed CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, December 1998, pp. 1959-1969.
J·L	·	Bugeja, et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, December 2000, pp. 1841-1852.
J·L	·	Bugeja, et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1719-1732.
J·L	·	Carley, L. Richard, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory", IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, December 1989, pp. 1569-1575.

Examiner	Date Considered 04/15/05

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. IMPJ-0015	Serial No. 10/612,829
Information Disclosure Statement by Applicant (Use several sheets if necessary)	Applicant: Scott A. Cooper	
	Filed: 7/1/2003	Group: 2819

U.S. Patent Documents

Init.		Document No.	Date	Name	Class	Subclass	Filing Date
		5,870,044	2/9/1999	Dell'ova et al.			
		5,870,048	2/9/1999	Kuo et al.			
		5,933,039	8/3/1999	Hui et al.			
		5,952,891	9/14/1999	Boundry			
		5,952,946	9-14/999	Kramer et al.			
		5,955,980	9/21/1999	Hanna			
		5,982,313	11/9/1999	Brooks et al.			
		6,118,398	9/12/2000	Fisher et al.			
		6,130,632	10/10/2000	Opris			
		6,137,431	10/24/2000	Lee et al.			
		6,169,503	1/2/2001	Wong			
		6,191,715	2/20/20001	Fowers			
		6,317,066	11/13/2001	Chiang			
		6,373,417	4/16/2002	Melanson			
		6,424,279	7/23/2002	Kim et al.			
		6,496,128	12/17/20002	Wiesbauer et al.			
		6,522,275	2/18/2003	May			
		6,570,518	5/27/2003	Riley et al.			
		6,573,853	6/3/2003	Mulder			
		6,583,740	6/24/2003	Schofield et al.			

Foreign Documents

Init.		Document No.	Date	Country	Class	Subclass	Translation Yes	No

Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

J·L	·	Diorio, et al., "Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip"; IEEE, Vol 90, No. 3; March 2002; pp 345-357.
J·L	·	Figueroa, et.; "A Floating-Gate Trimmable High DAC in Standard 0.25 um CMOS"; Nonvolatile Semiconductor Memory Workshop, Monterey, CA August 2001; pp 46-47.
J·L	·	Gray, et al., "Analysis and Design of Analog Integrated Circuits", Second Edition, University of California, Berkeley, 1984, pp. 66-71.
J·L	·	Hyde, et al.; "A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 um CMOS", Impinj 2002 Symposium on VLSI Circuits, Honolulu HI; pp 328-331.

Examiner	Date Considered 04/15/05

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. IMPJ-0015	Serial No. 10/612,829
Information Disclosure Statement by Applicant (Use several sheets if necessary)	Applicant: Scott A. Cooper	
	Filed: 7/1/2003	Group: 2819

U.S. Patent Documents

Init.		Document No.	Date	Name	Class	Subclass	Filing Date
J.L		6,587,061	7/1/2003	Petrofsky			
J.L		6,664,909	12/16/2003	Hyde et al.			

Foreign Documents

Init.		Document No.	Date	Country	Class	Subclass	Translation Yes	No

Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

J.L		Tille, et al., "A 1.8-V MOSFET-Only $\Sigma\Delta$ Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation", IEEE, Journal of Solid-State Circuits, Vol. 36, No. 7, July 2001, pp. 1041-1046.
J.L		Van der Plas, et al., "A 14-bit Instrinsic Accuracy Q^2 Random Walk CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1708-1718.
J.L		Vittoz, "Dynamic Analog Techniques", Design of MOS VLSI Circuits for Telecommunications, 1985, pp. 145-170. No month Known
J.L		Vittoz, "Dynamic Analog Techniques", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124. month un Known
J.L		Vittoz, "Analog-Digital Conversion Techniques for Telecommunications Applications", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315. month unknown
J.L		Vittoz, "Delta-Sigma Data Converters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339. month unKnown

Examiner	Date Considered 04/15/05